SURFACE MOUNT SILICON LOW CAPACITANCE QUAD TVS/DIODE ARRAY



www.centralsemi.com

DESCRIPTION:

The CENTRAL SEMICONDUCTOR CMKTVS5-4 is a 4-line TVS/Diode array packaged in a surface mount case. With its low capacitance, this device was designed to protect four high speed data or transmission lines from over-voltage transients and ESD damage.

MARKING CODE: CVT4



SOT-363 CASE

APPLICATIONS:

- USB 2.0 Power and Data Line Protection
- HDMI Interface
- Digital Video Interface (DVI)
- Ethernet Ports

FEATURES:

- · Low capacitance
- Low clamping voltage
- Protects four I/O lines
- Protects supply voltage rail

MAXIMUM RATINGS: (T _A =25°C)	SYMBOL		UNITS
Input Voltage	VI	5.5	V
Electrical Fast Transient (IEC 61000-4-4) (5x50ns)	EFT	40	Α
ESD Voltage (IEC 61000-4-2, Air)	V_{ESD}	15	kV
ESD Voltage (IEC 61000-4-2, Contact)	V_{ESD}	8.0	kV
Operating and Storage Junction Temperature	T _J , T _{stg}	-55 to +150	°C

ELECTRICAL CHARACTERISTICS PER DIODE: (TA=25°C)


Maximum Reverse Stand-off	Rev Break	mum erse down tage	Rev Leal	mum erse kage rent	Clam Volt	mum iping tage 0µs	TLP CI	ical amping tage	Typical Dynamic Resistance	Maximum Off State Junction Capacitance (V _R =0, f=1.0MHz)	
Voltage	pin 5 t	o pin 2	pin 5 t	o pin 2	I/O to	pin 2	(Not	te 1)	(Note 1)	I/O to GND	I/O to I/O
V _{RWM}	V _Z @	0 I _Z	I _R @	@ V _R V _C @ I _{PP} V _{CL} @ I _{PP}		@ I _{PP}	R _{DYN}	CJ	CJ		
v	V	mA	μA	V	V	Α	v	Α	Ω	pF	pF
5.0	6.0	1.0	3.0	5.0	14	1.0	9.0	1.6	0.72	3.0	1.5
5.0	0.0	1.0	3.0	5.0	23	5.0	14	8.5	0.72	3.0	1.5


Note 1: Transmission Line Pulse (TLP) conditions: $Z_0=50\Omega$, tp=100ns

SURFACE MOUNT SILICON LOW CAPACITANCE **QUAD TVS/DIODE ARRAY**



SOT-363 CASE - MECHANICAL OUTLINE






DIMENSIONS						
	INCHES		MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX		
Α	0.004	0.010	0.10	0.25		
В	0.005	-	0.12	-		
С	0.000	0.004	0.00	0.10		
D	0.031	0.043	0.80	1.10		
Е	0.071	0.087	1.80	2.20		
F	0.051		1.30			
G	0.026		0.65			
Н	0.075	0.091	1.90	2.30		
J	0.043	0.055	1.10	1.40		
K	0.006	0.012	0.15	0.30		

SOT-363 (REV: R2)

PIN CONFIGURATION




LEAD CODE:

- 1) I/O
- 2) Ground
- 3) I/O 4) I/O
- 5) Supply Voltage
- 6) I/O

MARKING CODE: CVT4

SCHEMATIC





R4 (28-October 2015)







TYPICAL ELECTRICAL CHARACTERISTICS
















TYPICAL ELECTRICAL CHARACTERISTICS







OUTSTANDING SUPPORT AND SUPERIOR SERVICES



PRODUCT SUPPORT

Central's operations team provides the highest level of support to insure product is delivered on-time.

- Supply management (Customer portals)
- · Inventory bonding
- · Consolidated shipping options

- · Custom bar coding for shipments
- · Custom product packing

DESIGNER SUPPORT/SERVICES

Central's applications engineering team is ready to discuss your design challenges. Just ask.

- Free quick ship samples (2nd day air)
- Online technical data and parametric search
- SPICE models
- · Custom electrical curves
- Environmental regulation compliance
- · Customer specific screening
- · Up-screening capabilities

- · Special wafer diffusions
- · PbSn plating options
- Package details
- · Application notes
- · Application and design sample kits
- · Custom product and package development

CONTACT US

Corporate Headquarters & Customer Support Team

Central Semiconductor Corp. 145 Adams Avenue Hauppauge, NY 11788 USA

Main Tel: (631) 435-1110 Main Fax: (631) 435-1824

Support Team Fax: (631) 435-3388

www.centralsemi.com

Worldwide Field Representatives:

www.centralsemi.com/wwreps

Worldwide Distributors:

www.centralsemi.com/wwdistributors

For the latest version of Central Semiconductor's LIMITATIONS AND DAMAGES DISCLAIMER, which is part of Central's Standard Terms and Conditions of sale, visit: www.centralsemi.com/terms

(000)www.centralsemi.com